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FOREWORD 
This report documents work performed by the Hughes Aircraft 
Company during the period of 14 June 1976 to 14 July 1977 for the NASA 
Lewis Research Center under Contract NAS 3-20111. The NASA Project 
Manager was William T. Harrigill. The Program Manager at Hughes 
Aircraft Company was Jack J. Kisch. Mr. Robert M. Martinelli was respon­
sible for the circuit design. 
11.
 
ABSTRACT. 
A power conditioner was developed which used a capacitor-diode voltage 
multiplier to provide a high voltage without the use of a step-up transformer. 
The power conditioner delivered 1200 Vdc at 100 watts and was operated from 
a 120 Vdc line. The efficiency was in excess of 90 percent. The component 
weight was 197 grams. A modified boost-add circuit was used for the regu­
lation. A short-circuit protection circuit was used which turns off the drive 
circuit upon a fault condition, and recovers within 5 ms after removal of the 
short. High energy density polysulfone capacitors and high-speed diodes 
were used in the multiplier circuit. 
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1. 0 INTRODUCTION
 
Voltage multiplier power supplies have been used for many years. 
Cockroft and Walton built an 800 kV supply for an ion accelerator in 1932. 1 
Since that time the capacitor-diode voltage multiplier (CDVM) has been used 
primarily when high voltages and low currents were required. The use of 
CDVM circuits reduces the size of the high voltage transformer and, in some 
cases, makes it possible to eliminate the transformer entirely. 
Until recent years the CDVM circuit was not seriously considered for 
high efficiency, low weight power supplies delivering a considerable amount 
of power. However, recent technological developments have made it possible 
to design CDVM converters with an efficiency comparable to that of the more 
conventional transformer-rectifier 
-filter circuit, but at a considerably lower 
weight. Several developments in the component field have contributed to this 
possibility. The availability of fast switching diodes and transistors has 
made it possible to operate the converter at higher frequencies, resulting in 
a reduced value of the capacitance required in the CDVM. Also, the develop­
ment of high power density capacitors using polyvinylidene fluoride (PVF2) 
or polysulfone films has resulted in significant reduction in the size anda 
weight of the CDVM capacitors. 
During the years 1974 through 1976, W. T. Harrigill and I. T. Meyers 
of the NASA Lewis Research Center developed a 100 W, 1000 Vdc converter 
operating at frequencies of 50 to 200 kHz. This work also provided the initial 
analyses for this type of circuit 2,3,4 thereby demonstrating the feasibility of 
designing a highly efficient, low weight CDVM power supply. 
The objective of this program was to extend the available technology 
for CDVM power conditioners to include control and regulation circuitry. 
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The circuits to be developed were for a 1200 Vdc, 100W converter operating 
from a 120 Vdc line and having an internal operating frequency of 50 to 150 kHz. 
As a result of this study a CDVM converter was developed which had 
an efficiency of more than 90 percent at 100W with a component weight of 
approximately 200 grams. It was demonstrated that the calculated MTBF 
of over 500, 000 hours was comparable to that of a transformer/rectifier 
power supply. 
The ability of the circuit to meet the specification requirements, 
shown in Appendix D, was demonstrated by building two breadboard power 
supplies. Extensive tests were performed to verify the operation of these 
power supplies. 
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2. 0 CIRCUIT CONSIDERATIONS 
During tle first phase of the program, studies were conducted to 
determine the optimum configuration of the voltage multiplier, drive circuits, 
and regulation techniques. -The results of these tradeoff studies are pre­
sented here. A complete discussion of the final circuit design is given in 
Section 3. 0. 
VOLTAGE MULTIPLIER 
To compare four different configurations. of the capacitor-diode 
voltage multiplier circuit, designs were generated for each circuit assuming 
100W load, 2 percent output voltage ripple and times nine voltage multiplica­
tion. Figure 1 shows the four circuits which were considered. Two single­
phase circuits were evaluated; one (Type A) resulted in a voltage equal to the 
input voltage Vin on each capacitor, the other (Type B) resulted in two times 
Vin on each capacitor. Type A and Type B two-phase circuits were also 
compared. Assuming equal capacitor values throughout the multiplier, the 
capacitance value for each configuration was derived in terms of load current, 
number of stages, output peak-to-peak ripple voltage, and switching fre­
quency. The equations are summarized below. See Appendix A for 
derivations. 
IL Cl 
Single-phase, Type A C0 A = 40.5 AVf CTOT 17 C 
Single-phase, Type B C = 12.5 C = 17 CIBlB AV f TOT 1 
Two-phase, Type A C 2 A = 18 IL C = 16 C AV f TOT 
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Type B CZB 5 AN 
IL 
£ CTOT l 6 C 2 BTwo-phase, 
where: IL = average load current 
A = peak-to-peak output ripple voltage 
f = switching frequency of the chopper 
Table 1 summarizes the results of the comparison of the four
 
configurations. The table shows that the Type B circuits require a lower
 
total capacitance, but the Type A circuits require 
a lower total energy storage. 
As the weight of the capacitors is approximately proportional to the energy 
(1/2 CV 2 ), it appears that the Type A circuit would result in the lower capaci­
tor weight. This presumes, however, that full use is made of the voltage 
rating of the capacitor. This is not the case when PVF2 film capacitors are 
used. The thinnest PVF2 film presently available has a thickness of 6 pLm 
and this thickness has a rating of approximately 500 Vdc. Hence, for PVF2 
film the Type B circuit make3 more efficient use of the voltage rating of the 
capacitor and will result in the smaller overall capacitor weight. For other 
film materials, such as polysulfone and polycarbonate, which are available 
in thinner gauges, the Type A circuit will offer a slight weight advantage. 
The two-phase circuit requires four power transistors as compared 
to two for the single-phase circuit. The two-phase circuit, however, offers 
some significant advantages. First, the total capacitance and energy storage 
required are reduced to approximately 40 percent of the capacitance and 
energy storage required for the single-phase circuit, assuming equal output 
ripple voltage for each type. Also, as derived in Appendix B, the rectifier 
forward losses in the two-phase system are one-half of those in the single­
phase system. Other advantages of the two-phase system are lower peak 
currents in the transistors and lower currentsrms in the capacitors. As the 
two-phase system results in less capacitance and improved efficiency, it was 
decided to build the converter using the two-phase circuit. Furthermore, the 
initial decision was made to build the Type B circuit as the lowest voltage 
PVFZ capa'citprfihm wasrrated at 500 volts and the higher voltage Type B 
circuit makesndrenoIerffIcient use of this rating. 
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TABLE 1. COMPARISON OF CDVM CIRCUITS
 
Parameter 
COMPONENT COUNT 
Number of Transistors 
Number of Diodes 
Number of Capacitors 
COMPONENT
 
REQUIREMENTS 
Transistor Peak Current* 
Diode Peak Current* 
Transistor Voltage 
Diode Reverse Voltage 
Capacitor Voltage 
Transistor "On" Losses* 
-Rectifier Forward Losses* 
Total Capacitance 

(for 2 percent ripple)
 
Total energy (Joules) 

Relative values only. 
Single-. 

Phase 

Type A 

2 
17 
17 
2 
2 
V.in 
V.in 

V.in 
1.00 

1. 89 
23.9 j±F 
0. 218 
Single-
Phase 
Type B 
2 
17 
17 
2 
2 
V.in 
2V.in 

2V.in 
1. 00 
1.89 
7.38 ..F 
0.269 

Two- Two-
Phase Phase 
Type A Type B 
4 4 
18 18 
16 16 
1 1 
1 1 
V. V.in in 
V. 2V.in in 
V. 2V.in in 
1.00 1.00 
1. 00 1. 00 
10.0 pF 2.78 [iF 
0. 0911 0. 101 
ORIGINAL PAGE IS
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DRIVE CIRCUIT 
Power transistors may be driven in two basic modes - saturated or 
unsaturated. Saturated drive results in low "on" losses at the maximum 
load current. However, as shown in Table 2, devices presently available 
typically have storage times ranging from 1 jis to 5 is. As the transistor 
chopper is driven at 100 kHz, where the total "on" time is only 5 pLs, it was 
deemed necessary to operate in the unsaturated mode to prevent "shoot­
through" currents which occur when the two chopper transistors in one phase 
are "on" simultaneously. The unsaturated drive causes the storage time to 
be reduced by an order of magnitude, while the voltage across the resistor 
during the "on" period is increased only approximately 0. 5 Vdc. 
Two unsaturated drive schemes were attempted: a single transformer 
current drive circuit, and a two transformer voltage drive circuit. Problems 
with magnetic coupling in the drive transformer and unwanted interaction 
between the two phases during the switching interval eliminated the single 
transformer current drive scheme. The drive method utilized in the final 
design is the two transformer circuit shown in Figure 2. The 	drive transformer, 
+VIN 
CR2 
ifl 711CR1 
in 
DRIVE 
+15V T 
TRANSFORMER 
OUTPUT (T1) 
* 	 R HOLD OFF 
TRANSFORMER 
1 T1 
CR2 OUTPUT (T21TI1 

C _I
R1ifl,.
 
TYPICAL BRIDGE 
TRANSISTOR DRIVE 
in CURRENT 
T2 
Figure 2. Voltage drive - unsaturated transistor operation. 
2-5 
TABLE 2. EVALUATION OF POWER TRANSISTORS 
Part No. Manufacturer 	 Comments 
XGSQ5030 General Semiconductor 	 Excellent rise and fall times (150 ns), 
Industries, Inc. 	 low storage time (1. 2 s in the cir­
cuit). Does not fully saturate for 
approximately 3 to 5 pLs. 
2N6579 TRW Semiconductors 	 Excellent rise and fall times (200 ns), 
fair storage time (2. 2 pis in the cir­
cuit). Does not fully saturate for 
approximately 2 to 4 pLs. 
SDT 12303 Solitron 	 Similar to TRW 2N6579. 
2N6542 Motorola 	 Results in somewhat lower efficiency 
than XGSQS030 transistors. Spec 
ratings approximately the same as 
XGSQ5030. 
2N6547 Motorola 	 Specifications are similar to 
2N6542, except higher current 
rating. Have to be operated in the 
unsaturated mode as storage time 
results in excessive overlap in 
transistors. 
MJ7160 Motorola 	 Similar to TRW 2N6579. 
Tl, provides drive current during the 	"on" time. Transformer T. removes 
stored charge from the base of the transistors during the transition interval 
to guarantee that there will be no overlap in the "on" times of the upper 
and lower transistors. 
The rectifiers,CR1 and CR 2 , clamp the base drive so that if the 
transistor tries to saturate, the base drive is shunted through CR 2 . This 
guarantees that the stored charge in the base junction will be minimized at 
the end of the half cycle when collector currents normally approach zero. 
REGULATION TECHNIQUES 
Three regulation techniques were compared as shown in Figure 3: a 
Buck Regulator, a Boost Add Regulator and a Modified Boost Add Regulator. 
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INPUT -130V) DUTY CYCLE 
LINE MODULATED 
REGULATOR MULTIPLIER +20 
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RETR
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+VIN 

RLL
 
CDVM
 
R._
SCONTROL 

CIRCUITRY 
b) BOSTADD REG3ULATOR 
VIN 

.
 
CONTROL 
 R
 
CIRCUITRY 
-
) MODIFIED BOOST ADD REGULATOR 
Figure 3. Regulation techniques. 
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L 
Table 3 presents the regulator tradeoff summary. The Buck Regulator was 
the least desirable choice as it reduced the input voltage to the CDVM which 
would lower the overall efficiency of CDVM converter. The Modified Boost 
Add Regulator is the lightest system because of its high operating frequency. 
Efficiency of both Boost Add circuits were equivalent. Although the 
transformer-rectifier in the Modified Boost Add Circuit tends to decrease 
efficiency, the switching losses are higher in the Boost Add converter 
because of the slower high voltage switch and higher voltage across the 
switch. The Modified Boost Add circuit was chosen because it is the 
lightest and can provide a moderately regulated AC voltage which can be 
rectified and used to efficiently generate the 15 Vdc bias supply by adding 
a small secondary winding to the transformer. 
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TABLE 3. REGULATOR TRADEOFF SUMMARY 
Technique 	 Advantage Disadvantage 
Buck Regulator 1. Efficient due to high duty I. Increases number 
ratio (0.8 to 0. 9). of CDVM stages, 
therefore effi­
ciency is 
reduced.
 
2. 	 Generates noise 
on bus which 
must be filtered. 
3. 	 Switching losses 
tend to be high
due to high bus 
voltage. 
Boost Add Regulator 1. Low transistor "on" time 1. Switching losses 
results in good efficiency. tend to be high due 
to operation from 
2. 	 Operates CDVM at higher bus voltage. 
voltage which results in 
higher CDVM efficiency. 
Modified Boost Add 1. 	 Runs at high frequency 1. Efficiency of 
Regulator 	 (400 kHz) which results transformers and 
in small inductor and extra diode drop 
capacitor. on secondary 
tend 	to reduce 
2. 	 Provides regulated regulator 
secondary voltage which efficiency. 
can be used to efficiently 
generate 15 Vdc bias 
supply. 
3. 	 Requires a low voltage 
switch which can switch 
faster than high voltage 
transistors. 
ORIGINAL PAGE 
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3. 0 .FINAL CIRCUIT DESIGN
 
The major components of the 100W regulated power supply are shown 
in Figure 4. The two-phase transistor chopper is driven at 100 kHz by a 
two transformer voltage drive system. Diode clamps prevent the transistors 
from saturating. The capacitor-diode circuit is driven by the chopper 
through a small inductor which limits the peak currents in the transistors 
during the interval in which the capacitors are being charged. The output 
inductor, L2, limits the currents in the CDVM transistors, capacitors and 
diodes when a short occurs in the load. The 400 kHz control signal is pulse­
width modulated by the control amplifier Ul and the comparator U2 and 
supplied to the regulator circuit. The 100 kHz output voltage from trans ­
former T3 is rectified into a negative voltage which is switched in series 
with inductor Ll by the power FET Ql. Inductor L1 and capacitor Cl filter 
the pulsewidth modulated signal to a controlled negative d. c. voltage which 
increases the voltage on the CDVM capacitors. 
CAPACITOR-DIODE CIRCUIT 
The capacitor-diode circuit is a two-phase Type B circuit. Each 
capacitor is a 0. 2 MF, 500 Vdc unit, operating with approximately 270 Vdc 
across the capacitor. The capacitor charging paths for each half cycle are 
shown in Figure 5. When the A input is high, Cl must supply the load current 
A(I) . In a half cycle C2 must supply twice the load current because it must 
supply the current which flows through Cl plus the current flowing through 
CR3. The average current in C3 is three times the load current and the aver­
age current in C4 is four times the load current. Similarly, the currents in 
A A A AC5, C6, C7 and C8 are I, 21, 31 and 41 respectively. In a steady state 
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Figure 4. Driver and regulator circuit. 
C4 C3 C2 CI 
41 31 21 1 
CR1 
-"C8 |1 C73 _ II 6 21 I c 57 ' P! 
A (V+) I!LII _-
II II 
T 
I 
CR9 
I" 
CR8 
I" 
CR7
I 
CR6 CR6I CR4I" CR3CR2I -
41 3 21 
C4 , C2 CC3 1
 
41 I 21" 
4'8 ­147- 41 11% 21%C6 
B(V+) 
- j* ­
41312I 
Figure 5. Current paths for the two-phase CDVM. 
condition, when A goes to zero and B goes high, the average current in each 
capacitor must be of the same magnitude but in the opposite direction from 
the previous half cycle. Due to the voltages on the capacitors at the beginning 
of each half cycle and the effect of the iiductors at the input of the CDVM, 
the rectifiers will conduct sequentially, starting with CR1 and ending with 
CR9. If these rectifiers had no forward voltage drop there would be no 
overlap in the rectifier currents. However, as the rectifiers have a finite 
forward impedance, some overlap will occur. The rectifier currents are 
summed in the capacitors; hence, one would suspect to see a series of 
current pulses in each capacitor, equal to the number of diode commutation 
paths in series with that particular capacitor. This characteristic is 
reflected in Figure 6 which shows the currents in the CDVM capacitors. 
ORIGINAL PAGE S 
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ci 
C2 
w C 
m 
I-IC 
C7 
~8 
Figure 6. Currents in the multiplier capacitors. 
INPUT INDUCTORS
 
The efficiency of the CDVM circuit is improved when an input inductor 
is connected in series with each phase. This can be explained by comparing 
the losses in a capacitor charged through a series resistor and a diode with 
those in a capacitor charged through a diode, resistor and inductor. 
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In Figure 7a, a capacitor is charged through a resistor. The total 
energy dissipated in the resistor is found by integrating the current squared 
times the resistance with respect to time. An ideal diode is assumed 
(i. e. , Vf = 0, Rrevers e = infinite). Then: 
i(t) -YV- ediT where T = R C+ 
WR, C f; e-T dt 
0 
--
R2 
-4--- 2--2 e t/R~ - 2­
0 
1
 
Hence, 
= - C ) 2VCWR, C 
When an inductor is added in series with the capacitor and the resistor, as 
in Figure 7b, the situation is radically changed. If the system is highly 
underdamped, as is normally the case in a CDVM, the current with respect 
to time is 
i(t) = _ Vo e -at sin(wot) 0O- t~ w 
i(t) = 0 / </Wt_ 
where 
L 1 R 2 
(ZCL C2- 2= 4L-ORIGIAL 
Pa Is 
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+ 
+o 

2t
 
THROUGHA RESISTOR 	 b) THROUGH AN INDUCTOR 
Figure 7. Capacitor charging circuit. 
As the system is underdamped, 	 that is 
1 R 
L Cl CZ\, 4L> 
C \and/ 1
1 
i(t) :5 sin(wlt) for 0 _< t < iw/ 
Integrating i(t)2 R results in: 
iT	 12 
IWRLC f osin(wt) R dt 
V0 1k. 
Vo2R 

sin 2
 
w2L2
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Hence, 
W__ 2/lC2V FC -C_ 1]WRLC Zo LCTZ U/f__C 
in the first case the losses were independent of the value of the resistance, 
but when an inductor is added, the losses become a function of the inductance, 
capacitance, and resistance. Comparing the two cases we find that 
R, L,C R,G C102 
For a typical multiplier where 
R = 0.03 2 
L = 10 x 10 - 6 Henries 
"6Cl = CZ = 2x 10 Farads 
the losses are 
WR, L,C = WR, C (0. 0298) 
Thus, adding the inductance to the circuit caused the losses to be reduced by 
a factor of approximately 34, which is a dramatic reduction of the capacitor 
charging losses. 
The value of the inductor is chosen so that the equivalent input capa­
citance of the CDVM, and the inductance will resonate at the switching 
frequency. This will result in quasi-sinewave currents where the current is 
approximately zero during the switching interval. Therefore, the switching 
losses in the transistors are nearly eliminated, except those due to the 
currents required to charge the transistor junction 'Capacitances, the rectifier 
reverse capacitances and any stray capacitance in the circuit. 
ORIGINAL PAGES
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SWITCHING TRANSISTORS 
The currents in the switching transistors are equal to the sum of the 
currents in capacitors C4 and C8 and diode CR9. Due to the inductor, which 
is in series with the transistor, the current is a fairly srnooth waveform. 
As C4 carries 41L, C8 carries 41L and CR9 carries I the average current 
in the upper transistor during a given half cycle will be nine times the load 
current. If the current is assumed to be sinusoidal over the full half cycle, 
the peak current in this transistor is 7r/2 times the average current. How­
ever, in the actual circuit the current flows for less than a half cycle and 
thus the peak current will be 
9 I .1 TIc peak L 2 t 
where T/t is the ratio of the period of a half cycle to the conduction period 
of the transistor. 
The conduction period may be adjusted by varying the value of induc­
tance in series with the multiplier. In this particular design the current was 
restricted to approximately 3/4 of the period. As a result the peak current 
in the transistor was 9 x 0.083 x t/2 x 4/3 = 1.56A. 
DRIVE CIRCUIT 
Once the peak collector currents for the switching transistors are 
known, the drive circuit can be designed. To guarantee that the transistor 
will have'adequatebase drive it was decided to provide 160 AnAof drive 
current. This would require the switching transistors to have a minimum 
current gain (hFE) of 10. 
The drive circuit is shown in Figure 8. The logic is synchronously 
clocked to preclude false turn-on of the VMPZZ drive transistors which would 
result from a race condition in the CMOS circuitry. The drive circuit is 
clocked by an astable multivibrator running at 800 kHz. The 800 kHz signal 
is fed through a series of flip-flops that provide the required sequence of 
drive pulses. The outputs, of the various flip-flops is shown in Figure 9. 
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Drive circuit Logic waveforms.Figure 9. 
The first JK flip-flop (A) divides the frequency to 400 kHz. This 400 kHz 
signal is used to generate a ramp in the control circuit. The next JK flip­
-flop (B) divides the signal to a 200 kHz square wave. The third flip-flop (C) 
provides the basic drive signal of 100 kHz. The last flip-flop (D) is used to 
drive transformer T2 which is used to remove the stored charge from the 
"on" transistors in the chopper. An overcurrent signal (E) from the short­
circuit sense circuit immediately disables the drive circuit when an over­
current condition is present at the output of the CDVM. 
SHORT-CIRCUIT PROTECTION 
The overcurrent sensing circuit is shown in Figure 10. The load 
current is returned to ground through a 2 Q sense resistor. When a load 
fault occurs, transistor Q1 turns on and discharges the voltage on capacitor 
C2. When the voltage on CZ falls below the reference voltage (VRI), the 
output of the control amplifier Ul goes low and this disables the drive circuit. 
When the load current decays below the trip point, Ql turns off and CZ begins 
to recharge. When the voltage on C2 becomes greater than the reference 
voltage; the drive circuit is allowed to function until the output current again 
exceeds the trip point. If the circuit is operating into a continuously shorted 
load, the short-circuit protection will recycle the unit once every millisecond 
until the short is removed. 
The output inductor, L2 (Figure 4), protects the rectifiers, capacitors 
and transistors from damage due to large peak currents during the fault and 
the subsequent recycling. With each capacitor (C) in the CDVM fully charged 
the total energy stored in the multiplier is 
W = 1/ZC V2 = x 16xC V. 2 TOT in 
0.2 F x 27021/2 x 16 x 
= 0.117 J 
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Figure 10. Short-circuit sense circuit. 
If that total energy must be stored in the inductor during the fault, the peak 
current may be found from the energy equation, 
= 1/2 LI 
2 
W 
L 
2 x 0. 117ORIGINAL PAGE IS L 
OF POOR QUALITY 
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During a fault condition the 1 mH output inductor tends to partially 
saturate causing its inductance to drop to approximately 300 ±H. Then 
/20x 0. 117 27.9 Apk 
300 x 10C 
This current is shared by two rectifiers, so that each one carries a maximum 
of 14 Apk. As the rectifiers are capable of handling current impulses of 
25 Apk at low duty cycles, the rectifiers will be operating in a safe area 
during a load fault. 
During a fault or recycle condition, the transistors are stressed 
highest during the restart period. During the first "on" cycle, the transistor 
will see a peak current determined primarily by the current gain (hFE) of the 
transistor and the base drive current. With 160 mA of base drive, the maxi­
mum current which the transistors are able to supply is hFE(max) ib 
Assuming an hFE of 35, the maximum collector current would be approxi­
mately 5. 6A. The worst case condition (in terms of safe area operating 
conditions) would occur when one of the two conducting transistors has a very 
high hFE (=100) and the other has a low hFE (=30). The low hFE device 
would have to support the line voltage and carry the full current. Using the 
200 jis active-region safe operating area curve for a MJ7160 power transistor, 
the transistor would be able to support 8A and 150 Vdc. As the transistor 
actually operates in a region where the peak current is less than 6A and the 
voltage across the transistor is less than 130 Vdc during the first pulse, less 
than 6A and 90 Vdc during the second pulse and less than 6A and 43 vdc during 
the third pulse, the transistor will not be overstressed during a restart. 
BIAS SUPPLY 
To complete the converter, a 15Vdc bias supply is required to provide 
power to the CMOS logic, drive circuitry, and control circuitry. Figure 11 
shows the bias supply designed for the 100W CDVM converter. During startup, 
all power is supplied directly from the line through the Darlington transistor 
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Figure 11. 15 vdc bias voltage supply. 
pair Q1 and Q2. Once the converter is operating, the 15 Vdc bias voltage is 
supplied primarily from the rectified a. c. voltage from the secondary of T3. 
Only the drive current for Q3 is supplied directly from the 130 vdc bus. 
The efficiency of the 15 Vdc supply is approximately 64 to 69 percent. 
As the supply delivers approximately 1. 6W to the drive and logic circuits, 
the total input power varies between approximately 2. 4 and 2. 6W. 
CONTROL LOOP 
The control loop was designed using the model shown in Figure 12. 
Before the control amplifier circuit could be designed, it was first necessary 
to characterize the frequency response of the CDVM circuit. Measurements 
were taken which resulted in the frequency response plot shown in Figure 13. 
It is interesting to note that the multiplier behaved as a single pole followed 
by a high frequency zero, The single pole is the result of the energy transfer 
characteristic of the CDVM, while -the high frequency zero is the result of 
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Figure 13. Capacitor multiplier transfer 
function. 
direct a. c. coupling to the load through the CDVM capacitors. The control 
amplifier (Figure 14) was designed to be an integrator at low frequency and 
have a fixed gain at high frequency. 
The straight line Bode approximation of the loop gain is shown in 
Figure 15. The gain crosses the zero dB line at approximately 7 kHz with a 
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Figure 15. Openloop frequency response (Bode
 
straight line approximation). 
phase margin of approximately 45 degrees. This large phase margin is 
reflected in the final transient response data which shows no appreciable 
overshoot in the response to step changes in the load. 
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Line compensation is used in the design to improve the response time 
to transients on the input bus. Figure 16 shows the line compensation tech­
nique. A change in the input bus voltage causes the d. c. level of the ramp to 
shift rapidly to correct the line transient. 
LOSS SUMMARY 
The various losses in the CDVM converter are identified in Table 4. 
The calculations for these losses are shown in Appendix C. In general, 
the losses are evenly distributed throughout the converter. The most 
significant losses are in the boost circuit and in the switching transistors. 
The predicted efficiency for the 100 W CDVM converter is 91. 9 per­
cent-with an input voltage of 120 Vdc. 
The actual efficiency, as measured on the engineering breadboard 
with 2N6579 transistors in the chopper circuit, is shown in Figure 17. 
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Figure 16. Line compensation technique. 
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TABLE 4. PREDICTED CDVM CONVERTER LOSSES 
PO= 100W 
VIN 120 Vdc 
TRANSISTORS 
- MJ7 160 
Watts
 
1. Transistor "On" Losses 1.83 
2. Transistor Switching Losses 1.03 
3. Drive and Control Power 1.60 
4. Diode Forward Losses 0.83 
5. Capacitor ESR Losses 0.09 
6. Boost Circuit Losses 2.53
 
7. 15 vdc Bias Supply Losses 0.94
 
TOTAL 8.85
 
Efficiency = 100+ 8.85 = 91.9% 
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Figure 17. Efficiency of CDVM power supply. 
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COMPONENT WEIGHT 
A summary of the weights of the electronic components of the power 
supply is shown in Table 5. The table shows the weight of the major compo­
nents as well as the distribution of the weights between the various parts of 
the circuit. 
The weight for the multiplier as -shown in Table 5 represents the 
weight of the uncased capacitors, diodes and a 0. 07 }tE output capacitor 
which consists of three of the 0. 22 pF capacitors connected in series. These 
components were assembled together in a single case as shown in Figure 18. 
The packaged weight of this assembly was 109. 9 grams. The weight break­
down for this module is shown in Table 6. 
TABLE 5. WEIGHT SUMMARY 
A. Power Circuitry 
Bridge Transistors 25.60 
Multiplier (Capacitors and Diodes) 37. 30 
Drive Circuit 18.55 
Inductors 20.30 
Drive Transformers 11.80 
TOTAL 113.55 grams 
B. Regulation Circuitry 
Control Amplifier 11. 37 
Boost Circuitry 27. 16 
TOTAL 38.53 grams 
C. Short Circuit Protection 
Inductor 25.50 
Comparator 4.66 
TOTAL 30. 16 grams 
D. Bias Supply TOTAL 14.38 grams 
Power Supply Total 196.62 grams 
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Figure 18. Capacitor-diode module.
 
TABLE 6. WEIGHT OF CASED MULTIPLIER
 
Capacitors (19 ea.) 28.5 grams 
Diodes (22 ea. ) 8.8 
Circuit Boards (2 ea. )5.0 
Case 25.2 
Terminals (5 ea. ) 3.4 
Solder 15.0 
Impregnant 25. 0 
Total 11I0. 9 grams 
RELIABILITY 
The objective of this part of the study was to provide a comparison 
of the predicted reliabilities of the CDVM converter designed under this 
program and a conventional transformer /rectifier power supply of equivalent 
characteristics. The transformer /rectifier circuit used for the comparison 
was that of an 8 cm ion engine power supply, designed by Hughes Aircraft 
Company for the NASA Lewis Research Center, modified to delete those 
portions of the circuit not present in the CDVM supply. 
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As the objective was to compare the two circuits rather than to compute 
an absolute number for the MTBF, a consistent analysis was used for both 
power supplies. The analysis consisted of a Generic Part Count Prediction 
Method. This method of reliability prediction starts by counting the number 
of parts in each generic type class (such as capacitors, resistors, etc. ) for 
the system under consideration. Each number is then multiplied by a failure 
rate typical of the class and environment. The rates are based on operating 
conditions assumed to be a stress ratio not exceeding 40 percent of the maxi­
mum part rating and a temperature typical of a system designed for the 
particular environment. The failure rates used were those indicated in the 
Hughes Reliability Handbook R-67-4. An additional multiplying factor was 
incorporated into the calculations to compensate for the various quality 
assurance levels to which part types would be procured. 
The general model used in obtaining the system failure rate was: 
XS = Z ("Gp NG Wi) 
where 
wS = System failure rate 
XGP = Generic part type failure rate (space environment) 
N G = Number of parts of the generic type 
TQ = Quality level of parts used (high reliability) 
The final results, indicated in Table 7, show that there is a 25 percent 
difference in the failure rate of the two systems. However, the overall 
difference in the failure rate is extremely small (0.47 failures per million 
hours). 
The increase in the failure rate is due to the large number of capaci­
tors and diodes used in the multiplier circuit, and the use of four parallel 
connected transistors in the regulator circuit. Since failure rates were based 
on generic parts counts, and not on the actual failure rates for the particular 
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TABLE 7. RELIABILITY PREDICTION
 
Capacitor-Diode Voltage Multiplier Circuit
 
Failure Rate 
Qty (F/106 hrs each) rQ Failures/106 hours 
Resistors 41 0.008 0.35 0.115 
Diodes 70 0.015 0.40 0.420 
Capacitor 34 0.020 0.35 0.240 
IC 6 0,260 0.30 0.470 
Transistor 20 0.060 0.40 0.480 
Transformer 3 0.080 0.50 0. 120 
Choke 3 0,080 0.50 0. 120 
Total 177 1. 97 
MTBF = 507614 hours 
Transformer-Rectifier Circuit 
Resistors 40 0.008 0.35 0.112 
Diodes 51 0.015 0.40 0.306 
Capacitor 20 0.020 0.35 0.140 
IC 5 0.260 0.30 0.390 
Transistor 13 0.060 0.40 0.312 
Transformers 4 0.080 0.50 0. 160 
Choke 2 0.080 0.50 0.080 
Total 135 1,5 
MTBF = 666666 hours 
capacitors and transistors used, the difference in predicted failure rates may 
deviate considerably from that of Table 7. However, the actual failure rates 
of these devices are unknown at the present time. 
BREADBOARD CONSTRUCTION 
Two identical breadboards were constructed. The layout of the bread­
board assemblies is shown in the photograph of Figure 19. The short-circuit 
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Figure 19. CDVM breadboard assenmbly. 
protection circuitry is encased in a metal container to provide the required 
shielding. The CDVM nmodule contains the multiplier capacitors, diodes and 
output filter capacitors. 
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4. CAPACITOR SELECTION
 
As shown in the previous section the overall reliability of the GDVM 
converter is greatly dependent on the reliability of the capacitors. Also, 
the weight of the capacitor-diode module represents a considerable portion 
of the total component weight. As part of the capacitor selection four types 
of capacitors were considered: tantalum, ceramic, foil wound and 
metallized film. 
Tantalum capacitors were considered to be unsuitable for this circuit 
because of the high AC currents present. Ceramic capacitors, although having 
a small physical size, operate at energy densities of 0.005 to 0. 01 Joules/ 
gram which is approximately one tenth the energy density reported for 
metallized film capacitors 5 . For the same insulation stresses, foil wound 
capacitors will have a lower energy density than metallized film capacitors 
because of the additional weight of the aluminum foil. 
FILM SELECTION 
For the metallized film capacitors two insulation systems were con­
sidered - polyvinylidene fluoride (PVF2) and polysulfone. Reference 5 gives 
the maximum energy density for uncased capacitors as 0. 188 Joules/gram 
for PVF2 and 0.2 Joules/gram for polysulfone capacitors rated 2 pF at 
500 Vdc.
 
The thinnest film available in PVF2 is 6 pm thick. Capacitors wound 
from this film would be rated at 600 Vdc; with 270 Vdc applied to the capacitor, 
this would represent a derating to 33 percent of rated value. The same thick­
ness of film (6 pm) should be used to fabricate the polysulfone capacitors to 
ORIGNAL PAGE IS 
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provide adequate derating. However, because the dielectric constant of the 
polysulfone film is lower than that of the PVF2 film, the resulting polysulfone 
capacitor is larger than the PVF2 capacitor. 
The voltage multiplier capacitors see considerable a. c. currents at the 
operating frequency of 100 kHz, particularly in the first stages of the multi­
plier. To assure reliable operation of the capacitors and maintain high 
efficiency of the CDVM, the losses in the capacitors must be held to a 
minimum, which means that a low dissipation factor at 100 kHz is required. 
Figure 20 shows the dissipation factors of the two films considered. The 
dissipation factor of the polysulfone film is 0.3 percent at 100 kHz while 
that of the PVF2 film is 10 percent. 
Although the use of PVF2 capacitors would result in a lower weight 
(0.7 grams per capacitor versus 1. 5 grams per capacitor for polysulfone), 
it was felt that the requirements for low loss at 100 kHz dictated the use of 
polysulfone capacitors for this application. 
FINAL DESIGN 
For the final design capacitors made of 6 pm metallized polysulfone 
were used. The capacitors were wound using contr-ol-led- winding tension. For 
the terminations used a special flame-spray process was used to obtain a low 
termination resistance. The capacitors were assembled into a common case 
13­
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with the diodes and output filter capacitor. The assembly is shown in 
Figure 18. The cased assembly was impregnated with a silicone fluid, which 
provides insulation as well as conductive cooling. 
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5. TEST RESULTS
 
Extensive testing was performed on the engineering breadboard as 
well as on the two deliverable breadboards to characterize the CDVM con­
verter operation. Test data was taken in five principle areas to demon­
strate conformance with the design requirements: 
1. Efficiency 
2. Output Regulation ORIGINAL PAGE Is 
3. Output Ripple Voltage OF POOR QUALITY 
4. Transient Response 
5. Short-Circuit Recovery 
The efficiency goals for the CDVM supply were 90 percent at full load and 
80 percent for one fifth of full load. Table 8 summarizes efficiency test 
data for the engineering breadboard and the two deliverable breadboards. 
At full load, the efficiency varied between 90. 3 and 92. 0 percent for 
the three units tested. The highest efficiency was recorded on the original 
engineering breadboard. A design change in the 15 Vdc supply explains the 
difference (0. 2W) between the engineering breadboard and SN 2. A 5l10Q 
resistor was added (see Figure 11) which keeps at least 2. 3 rnA flowing in 
0l at all times. This results in an additional 0. 3W loss in the 15 Vdc bias 
supply. However, it was necessary to add the resistor to handle collector 
to base leakage current in QZ. The lower efficiency in SN 3 is most likely 
due to higher switching losses since there was an additional 1W loss for all 
load conditions. Most other losses such as transistor "on" losses or 
rectifier forward losses are a function of the load current. The efficiency 
varied between 76. 3 and 81.6 percent at the 20W level. The fixed losses 
such as drive power and switching losses dominated the losses for the 20W 
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TABLE 8. CDVM CONVERTER EFFICIENCY (PERCENT) 
P - PU100W 5UT 20WOT OUT 
VIN = VIN = VIN= VIN = VIN = VIN VIN = VIN = VIN 
110 vdc 120 vdc 130 vdc 110 vdc 120 vdc 130 vdc 110 vdc 120 vdc 130 vdc 
Engineering 91.0 91.5 92.0 89.1 89.6 90.1 82.0 83.0 81.6 
Breadboard
 
SN 2 90.8 91.3 91.5 88.7 88.6 88.4 79.2 78.8 78.4 
SN 3 90.3 90.9 91.0 87.4 87.7 87.8 77.1 76.7 76.3 
load condition. This 15 Vdc bias supply power represented by far the most 
significant loss (=12. 2 percent). Another significant loss was the switching 
loss which accounts for approximately 5 percent at the 20W load condition. 
The output voltage was required to be regulated.to within 1 percent of 
1200Vdc for all line and load conditions. Since the control circuit used-an 
integrator type design at low frequencies, the 1 percent regulation was easy 
to meet. Table 9, summarizes the worst case output voltage change over all 
load and line conditions. The 0. 126 percent regulation meets the requirement. 
The output ripple voltage is shown in Figure 21 for a 20W load and a 
100W load. The output ripple voltage is less than 10 Vpp including switching 
noise f-rom-the -1-00 kHz chopper. In the engineering breadboard the output 
filter was a pi filter where both capacitors were 0. 02 . F ceramic capacitors. 
In the final module, it was desired to put the filter capacitor inside of 
capacitor-diode module and to use three of the 0. 2 .F capacitors in series 
to get a 0. 067 p. F capacitor.* This capacitor is connected across the output 
of the capacitor diode module and provides adequate filtering without using 
the filtering characteristics of the short circuit inductor. 
TABLE 9. OUTPUT VOLTAGE REGULATION 
AV PercentV . 
max min Regulation 
SN 2 1192.4Vdc 1190.9 Vdc 1.5 0.126 
SN 3 1199.3Vdc 1198.6 Vdc 0.7 0.053 
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a) 5V/DIV b) 5V/DIV
2 SEC/DIV 2 SEC/DIV
P. = 20W P. = I(0w 
Figure 21. Output ripple voltage. 
After testing the unit with the final capacitor diode module, it was 
found that the response time to return to within 1 percent of the normal out­
put voltage was slightly longer than 1 ms. It was observed that the 0. 067 p. F 
capacitance at the CDVM output was the cause. As a result, the gain of the 
control amplifier was readjusted. The results of the new transient load and 
line test are summarized in Figure 22. With the new compensation, the 
circuit recovers to within I percent of its steady state value within 0. 5 ms 
for all conditions. 
The larger capacitor on the capacitor-diode module output also 
affected the short-circuit recovery time. With the pi filter (two 0. 0Z .F 
capacitors), the output voltage ramped up from 10 to 90 percent of 1200 Vdc 
in approximately 0. 9 ms. With the new capacitor in the circuit, it required 
1. 6 ms, which is still well within the 5 ms requirement. The short-circuit 
recovery response is shown inFigure 23.
 
To verify the operation of the CDVM converter at the temperature 
extremes, the output voltage and efficiency were measured at 00C, 220C 
and 50 C. The results of these tests are shown in Table 10. The short­
circuit protection also operated satisfactorily at the temperature extremes. 
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a) 	 LOAD - 0V/DIV, 0.5 ms/DIV, b) LOAD - 10V/DIV, 0.5 ms/DIV 
Po = 20W-100W,Vin = 11OVdc Po - 100W-20W, Vin = 11OVdc 
c) 	 LOAD - 1OV/DIV,0.5 ms/DIV, d) LOAD - 1OV/DIV, 0.5 ms/OIV, 
Po = 20W--100W Vin = 130Vdc Po = 100W--20W, Vin = 130 Vdc 
Figure 22. Transient load and line tests. (sheet I of 2) 
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e) 	LINE - 1OV/DIV,0.5 ms/DIV. f) LINE- 1V/DIV, 0.5ms/DIV,
 
Po = 20W, Vin = 110Vdo-.-130Vdc Po = 20W, Vin = 130Vdo--11Vdc
 
g) 	 LINE - 10V/DIV, 0.5 ms/DIV, h) LINE - 10V/DIV, D.5 ms/DIV, 
Po = 10OW,Vin = 110Vdc-13Vdc Po = 100W, Vn = 130Vdc-110Vdc 
Figure 22. Transient load and line tests. (sheet 2 of 2) 
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OUTPUT VOLTAGE - 20OV/DIV, 1 ms/DIV, 
Po = 100W, Vin = 110Vdc 
Figure 23. Short circuit recovery response.
 
TABLE 10. CDVM CONVERTER PERFORMANCE AT
 
TEMPERATURE EXTREMES
 
(SIN 2j 
POIT 100 Watts POUT :: 20 Watts 
Ambient Input Output" Input Output 
Temperature Voltage Voltage Efficiency, Voltage Voltage Efficiency, 
(oC) (Vdc) (Vdc) Percent (Vdc) (Vdc) Percent
 
22 110 1207.9 90.3 110 1i93.0 78.3
 
22 130 1200. 3 92. 1 130 1193.2 77.2
 
0 110 1192.5 89.1 110 1183. 1 79.5
 
0 130 1209.7 89.6 130 1183.5 78.7
 
50 110 1214.3 90.2 110 1202.7 76.5
 
50 130 1218.9 90.8 130 1203.2 75.8
 
A.,life test was performed to demonstrate the long term stability and 
reliability of the'cirbuit. At the time of issuance of this report, the power 
supply had accumulated 3000 hours of operation with no noticeable change in 
operating characteristics. 
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6. CONCLUSIONS AND RECOMMENDATIONS
 
This work has demonstrated that it is feasible to construct a highly 
efficient, low weight CDVM power supply. It was shown that it is possible 
to build a fully regulated and short-circuit protected lZ0OV, 100W supply 
with a component weight of less than 200 grams. Although this weight is 
only approximately 60 percent of that of a conventional transformer­
rectifier supply, it was shown that the calculated MTBFs for the two sup­
plies are approximately equal. 
The weight advantages were derived from uiique circuit design, as 
well as the use of new, high energy density capacitors. Major advantages of 
the power supply techniques developed under this program are low weight, 
high efficiency at high operating frequency and the elimination of the usually 
bulky and expensive power-transformer. The major disadvantage is the 
lack of isolation that the power-transformer provides. 
The program has also provided a clearer insight into the application 
of components to high frequency CDVM circuits, particularly with respect 
to the CDVM capacitors and switching transistors. It was found that the 
selection of the proper components for this application is critical, if a 
reliable system is to be achieved. 
Finally, it should be noted that the weight analyses in this report are 
based exclusively on the weight of the components. The weight of the 
mechanical structures, such as the case, circuit boards, heatsinks, and 
wire, often represent a major portion of the total package weight. There­
fore, lightweight packaging techniques must be used, if the advantage of the 
CDVM circuit is to be maintained. 
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APPENDIX A. OUTPUT RIPPLE VOLTAGE DERIVATION 
As sumptions: 
(1) All capacitors are the same value, C 
(2) 1L (Load Current) = 0.08.33A 
(3) f (Chopper frequency) = 100 kHz 
(4) AV (outputpeak-peak ripple voltage) = 24V 
(5) V = total voltage on each capacitor 
1. SINGLE PHASE, TYPE A
 
Over a given half cycle, 
A I 31L L " At 
C C C C 
but At 2f so 
AV = [+ 1L 1L+ 7L 
SI 1
L
 
AV = 40.5 C-
Solving for C, ouGU jiaol 
C = 40. 51L­
but CTO CT 17 , so
 
A-I
 
C 	 =688.5 IL 688.5 x 0.0833 23.9 pFTOT AV f 24 x 100 x 103 
The total energy storage is 
2 	 2W = 1/2 C V = 1/2 (23.9 pF) (135) = 0.218Joule 
2. 	 SINGLE PHASE, TYPE B
 
Over a given half cycle,
 
AV =+ 
_ IL 31-- + + 771- + _]AtILI51- 9L 
CC 
'but At I so2f' 
Av -C +--- + -- t C 2f 
I 
AV = 12.5 --
Solving 	for C, 
IL
 
C = 12.5 AVf 
but CTOT = 17C, so 
= 212.5' IL 212. 5 x 0. 0833 7.3 
"r-O 	 =21. f =AV 3 .8F. j , -T:OT24 x 100 x 103 
The total energy storage is 
W = 1/2 CTOT (2V) 2 = 1/2 (7.38 x 10- 6 ) (270) 2 = 0.269 Joule 
A-2
 
3. 	 TWO PHASE, TYPE A
 
Over a given half cycle,
 
IL + ?I + --1- + " + 8"L 
AV +_ 
1 
but At -, so 
21 31 
= 	 L--AV [ + -+ + 
AV = 18-
C f
 
Solving 	for C, 
IL 
1 8 AV f 
but CTOT = 16C, so 
=
-2-8- 288C 	 = L x 0.0833TOT = 2 8 8 Af 24 x 00 x 10 
The total energy storage is 
V2W = 172 CTOT = 1/2 (10 x 10 6 ) (135) = 
4. 	 TWO PHASE, TYPE B 
Over any given half cycle 
3L L 
A- 3
 
At 
oRIGM IL BGS, 
OF. poop. qfUMI 
10.0 	 I 
0.0911 	Joule 
1
 
but At = -so 
= +V + C 2 
AV
 
Cf
 
Solving for C, 
C-AVf 
but CTOT= 16 C so 
c 801L 80 x 0.0833 2. 78 TOT AV f 24 x 100 x 103 
The total energy storage is 
2 1W = 1/2 CTOT (2V) = 1/2 (2.78 ViF) (270) = 0. 101 Joule 
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APPENDIX B. RECTIFIER FORWARD LOSSES CALCULATION 
1. SINGLE-PHASE CDVM 
There is only one path to the output. Therefore, over a full cycle, 
the average rectifier current must be equal to the load current. If there are 
n rectifiers between the input and output of a CDVM, the total loss in the 
rectifiers is 
PI =n f d .n LL V fd. ORIGINAL PAGE IS 
or POOR QUALi2. TWO-PHASE CDVM 
Since there are two independent paths to the output, the average 
current in each rectifier over a full cycle will be IL/2. In this comparison, 
there will be n' rectifiers carrying 1/2 1L* The total rectifier loss will be 
=P24 n' (1/2 1L) Vfwd 
The ratio of rectifier losses in the 14 CDVM to the losses in the 2@ CDVIVI is 
PlIC n IL Vfwd 
IL
 
2n fwd 
But n' n + 1 for both CDVMs to have the same output voltage. Therefore 
Plp 2n 
- n i+ 
B-I1 
for n = 17 (Vo 9 xVin) 
S lI 2 x17 
_ 1.89p 17
 
P T7 -+ 1 89
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APPENDIX C. POWER DISSIPATION EQUATIONS
 
1. TRANSISTOR "ON" LOSSES
 
The average current in the transistors is 
PoPinI 
= ave Vin - Vin 
The average power in the transistors is then P = I Vce (on) but 2 tran­ave ave 
sistors always carry current. 
-ZPow Vce (on) 
fwd - 1 Vin 
with Po = 100W, - = 0. 91, Vce (on) = IV, Vin = 120 vdc 
Lfw 	 ORIGINAL PAGE IS 
OF POOR QUALITY 
2. TRANSISTOR SWITCHING LOSSES 
During the switching interval, capacitance must be charged by the 
device which is being turned "on". Four basic terms have been included 
Cjunction = Transistor junction capacitance = 100 pF 
Cchassi s = Capacitance between transistor collector and chassis (=100 pF) 
Crect = Reverse junction capacitance of a single CDVM rectifier (=14 pF) 
C = Stray capacitance to ground (z30 pF)
stray1 
C-I
 
The total losses due to these terms are 
Ps = I/2 Cchassis Vin 2 fx4+ 1/2 cjunction Vin2 f x4 
+ 1/2x9 Crect Vin 2 f+ /2 Cstray Vln2 f x4 
Psw = 	 (4 Chassis + 4 + Crect + 4 C stray)1/2 Vin2 f 9 Gun ton 
with Vin = 140 vdc, f = 100 kHz 
P sw = 1/2 (140)2 (100 x 103) [400 pF + 400 pF + 126 pF + 120 pF]
 
P= 1.03W
Psw
 
3. 	 DRIVE AND CONTROL POWER 
15 Vdc power into the logic and drive circuit was measured at 1. 6W. 
4. DIODE FORWARD LOSSES 
The equation for the diode forward losses were derived for a two-phase 
CDVM in Appendix B. 
I L
= n' V 
rect - - Vfwd 
for n' 	 = 18, 1 = 0.0833 and Vfwd = 1. IV 
Prect = 0.825W 
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5. CAPACITOR ESR LOSSES 
The RMS current for each capacitor has been calculated assuming 
each rectifier conducts for 1/5 of the half cycle. There are four distinct 
groups of capacitors. The C1 group carry I L average while C2 , C3 and C4 
3 1Lcarry 2 1L' and 4 1 L respectively. The RMS current in each, capacitor 
is calculated below. 
The peak current is determined by the average current (Ie) required
ave 
to flow and the duty cycle (D). Assuming sinusoidal waveforms, 
pk = D 2 ave 
to convert to RMS, 
'RMS .- xIpk 
2 D 2 ave 
TRMS 4 f- ave 
The duty cycle for C through C4 are 1/5, 2/5, 3/5 and 4/5 respectively. 
Then, the RMS currents are: 
IRMS (C1 ) = 0.207 
IRMS (C2 ) = 0. 292 
IRMS (C3 ) = 0.358 ORIGINAL PACE is 
IRMS (C4 ) = 0.414 OF POOR QUA"IT 
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The total capacitance ESR losses are then 
+ 1RMS C 2 R + [IRMS (03)]PESR ([IRMS (CI)] 2 R 
+ [IRMS (04)]2 R) 4 
With R 	= 0. 052 and IRMS (Cx) as defined above, the total capacitance ESR 
loss is: 
PESR = 0. 085W 
6. 	 BOOST CIRCUIT LOSSES
 
The boost circuit has four main losses.
 
1. Transformer losses 
2. Bridge rectifier losses 
3. Switch losses 
4. Commutating rectifier losses 
The transformer is assumed to be 99 percent efficient. Assuming the 
input voltage 120 Vdc, the voltage across the chopper must be approximately 
138 Vdc. Therefore, the boost circuit must process 18 vdc and 0. 92 adc, 
i.e. , 16. 5W. The loss in the transformers is therefore approximately 
0. 166W. The secondary of the transformer is rectified to about 40 Vdc. 
Therefore, the average current in the bridge rectifier is 16.5/40 = 0. 413A. 
-The loss in the rectifiers is 
2 Irect Vfwd = 2 x 0.413 x 1.OV = 0.826W 
The FET switch will carry the full bus current while it is "on". The 
average power in the switch is 
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2 18 
on = .2 R 0 (0.92)2 (0.8Z)- 0.305W in sw T in sw VC40 
Switching losses (assuming t r = tf = 50 ns) are 
Psw = I/2 VCI 'in x f [t r x tf] 
V = 40V, i - 109W _ 0.91A, and f =400 kHzCl in =120V 
P = 0.728W 
sw 
The commutating rectifier dissipation is 
inxvfdx(l-t) = 1.92x1.0 _= 0.506W 
The total power dissipation in the boost converter is then 
IBoost = 0."166 + 0. 826 + 0.305 + 0.728 + 0.506 
0RaiG NAL PAGE IS 
= 2.53WPBoost 
7. BIAS SUPPLY LOSSES 
There are two power sources of losses for the 15 Vdc bias supply; 
directly from the line through a dissipative regulator or from the rectified 
secondary of T 3 . The a. c. voltage from the T 3 secondary is a 19.4V square 
wave. The current in the bridge rectifier and in the pass transistor is 
(19.4 - 15) bias 
where bias = 0. 107A 
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The loss in the transistor and bridge rectifier is then 0.47W. The 
driver for the pass transistors pulls between 3. 5 and 5. 5 mA from the 
120 Vdc bus depending on the hFE of the pass transistor. Taking the average 
of the two, the power loss in the driver stage is 
(Vbu s - 15 Vdc) (0. 0045) = (120 - 15) (0. 0045) 0.473W 
The total loss in the bias supply is 
PBS = 0.470 + 0.473 
PBS = 0.943W 
C-6
 
APPENDIX D
 
STATEMENT OF WORK
 
APPENDIX D. STATEMENT OF WORK 
EXHIBIT "A" 
The 	Contractor shall perform the work described below: 
SPECIFIC TASKS 	 0 QI3MSlf 
I. TASK 1 -Converter Design 
A. 	 The Contractor shall conduct a study and a detailed electrical 
design of a regulated DC-DC converter using a high frequency
capacitor diode voltage multiplier that will meet the character­
istics outlined in Section VI entitled "Specifications for DC-DC 
Converters Using High Frequency Capacitor Diode Voltage
Multiplication", hereafter referred to as "Specifications". The
study and design shall be based on those approaches described 
in NASA TMX-71566, "High Performance DC-DC Conversion 
With Voltage Multipliers", and NASA TMX-71735, "Efficiency
and Weight of Voltage Multiplier Type Ultra Lightweight DC-DC 
Converters". The study and the detailed design shall include: 
1. 	 An investigation of various methods for the regulation of the 
output voltage to compensate for changes in output power 
and input voltage. 
2. 	 An assessment of critical component requirements and 
availability (transistors, inductors, capacitors, diodes and 
other components) applicable to this converter technology. 
3. 	 An investigation of low loss, lightweight signal generators
and switch driving circuits. 
4. 	 An investigation of the use of an output filter, together with 
the use of small CDVM unit capacitors, to reduce total 
weight. 
5. 	 An investigation of output short circuit self-protection 
methods. 
6. 	 An bngineering evaluation of the inherent potential reliability(complete with an identification of potential failure modes)
of the proposed CDVM electrical design versus a conventional 
chopper transformer rectifier design. 
B. The Contractor shall use ultra lightweight capacitors, such as
those made with thin films of polysulfone or polyvinylidene 
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fluoride, or with ceramic dielectrics. This consideration shall 
include the polyvinylidene and polysulfone dielectric film 
capacitors described in NASA report number CR-124926. The 
Contractor shall prepare drawings described in the Schedule and 
present details of the converter electrical design, the assess­
ment of critical component availability, the inherent reliability, 
and breadboard physical layout at a design review at Lewis 
Research Center. The design abd layout shall be subject to 
approval by the NASA Project Manager before the Contractor 
proceeds with fabrication as required in Task 2. 
II. 	 TASK 2 -Breadboard Fabrication 
Based on the results of Task I and the approved design, the con­
tractot ,shall procure parts and fabricate two identical breadboard models 
of the CDVM dc-dc converter. Accurate documentation of the CDVM con­
verter electrical component weight shall be made. 
III. TASK 3 - Testing and Evaluation of Breadboards 
The Contractor shall prepare a test plan for detailed electrical per­
formance tests to be conducted on one of the two breadboards and, limited 
acceptance tests of the other units. The detailed performance tests shall 
be formulated to demonstrate conformance with the "Specifications" and to 
substantiate the inherent CDVM characteristics which affect the potential 
reliability as evaluated in subparagraph 6 of Task 1. The plan shall be sub­
mitted to the NASA Project Manager for approval. The Contractor shall 
conduct performance tests in accordance with the approved plan. 
IV. TASK 4 - Delivery 
At the conclusion of the technical effort the contractor shall ship all 
breadboards to NASA Project Manager, and shall provide complete updated 
design evaluation drawings, parts lists, component weight documentation 
and instructions for operation, along with any special cables and connectors 
required for typical laboratory operation. 
V.. 	 TASK 5 - Reporting Requirements 
A. 	 Technical, financial, and scheduler reporting shall be in accor­
dance with the attached Reports of Work clause, which is hereby 
made a part of this contract. 
B. 	 The Contractor shall not report data in columns 7b, 9a, and 9b 
of NASA Form 533P. 
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C.. 	 The Monthly Contractor Financial Management Performance 
Analysis Report (NASA Form 533P) and the Monthly Technical 
Progress Narrative Reports shall be due in the offices of the 
addressees on or before the fifteenth calendar day of the month 
.following the month being reported. 
D. 	 The number of copies to be submitted for each monthly report 
is as follows: 
1. 	 Fifteen copies of the Monthly Technical Progress Narrative. 
2. 	 Eight copies of the Contractor Financial Management Per­
formance Analysis Report (NASA Form 533P). 
E. The reporting categories to be reported in the Contractor's 
monthly reports are as follows:
 
NASA Form 533P, Monthly Contractor Financial Management
 
Report:
 
Task 1 Hours and Dollars Converter Design
 
Task 2 Hours and Dollars Breadboard Fabrication
 
Task 3 Hours and Dollars Testing and Evaluation
 
of Breadboard 
Task 4 Hours and Dolars Delivery 
Task 5 Hours and Dollars Reporting Requirements 
Subtotal Hours and Dollars
 
Fixed Fee Dollars
 
Total Resources Dollars and Hours
 
F. 	 Within twenty working days after completion of the technical 
effort, the Contractor shall orally present a summary of the 
effort and the results of Tasks 1 through 3 at the NASA Lewis 
Research Center. 
VI. 	 SPECIFICATIONS CONVERTERFOR DC-DC USING HIGH FREQUENCY
CAPACITOR DIODE VOLTAGE MULTIPLICATION 
Rated output voltage: 1200 vdc
 
Rated output power range: 20 to 100W
 
Output voltage ripple 1. 0 percent or less
 
(peak-to-peak): 
Input voltage range: I10 to 130 vdc 
Output voltage regulation: 1. 0 percent or less 
Short circuit protection: Shall survive a continuous short at the 
converter output terminals and return 
to the regulated output voltage within 
5 ms after removal of the short. 
ORIGINAL PAGE IS
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Total component weight: 	 150 grams 
Internal operating 	 Between 50 and 150 kHz 
frequency:
 
Efficiency: 	 Greater than 90 percent at 100W and 
not less than 80 percent within the out­
put power range. 
Operating ambient 	 00 to 500C 
temperature range: 	 Circuit design and breadboard layout 
shall recognize the thermal con­
straints associated with potential use 
of this converter concept in a vacuum 
environment. However, the breadboards 
need be designed only for operation in 
air. 
Response time of 	 For a step change of 20V or less within 
regulating control system: 	 the input voltage range, the output 
voltage shall recover to within 1. 0 per­
cent of 1200V for all loads between 20 
and 100W in one (1) ms or less. For 
a step change of 80W or less within the 
output power range, the output voltage 
shall recover to within 1. 0 percent of 
1200V in one (1) ms or less. 
VII. CONTROL OF EQUIPMENT AND RECORDS 
Equipment used in the acquisition of data shall be calibrated, 
evaluated, maintained, and controlled to ensure its accuracy and reliability. 
A. 	 Calibration 
Data acquisition equipment shall be calibrated at scheduled 
- intervals or prior to and after use. The equipment shall be 
calibrated against certified standards which are readily traceable 
to National Bureau of Standards. 
B. 	 Evaluation 
Data acquisition equipment shall be evaluated prior to use to 
determine its accuracy, stability, and repeatability. The 
evaluation results shall be documented. The evaluation required 
is dependent on the type of equipment and its intended use. 
1. 	 Commercial equipment for which sufficient information is 
available relative to its accuracy, stability, and repeatability 
* 	 need not be evaluated if used according to established 
practices. However, the equipment shall be calibrated and 
the 	results documented. 
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2. 	 Specially designed equipment shall be evaluated. The 
equipment shall be checked out prior to actual use by using 
actual test procedures and conditions to verify the suitability 
of the equipment for use, adequacy of procedures, ease of 
operation, accuracy, stability, and repeatability. The 
results shall be documented. 
C. 	 An equipment log shall be maintained for each apparatus and 
instrument. Dated entries shall be made for all calibration 
results, all uses of equipment, all inspecion data, and all 
maintenance operations on the equipment. 
D. 	 Technical record logs shall be established by the Contractor and 
dated entries shall be made to document the performance of the 
testing required under this statement of work. 
E. 	 The above equipment and technical record logs shall be fully 
maintained and be available for review by the NASA Project 
Manager. The data in these logs shall not be construed as being 
within the definition of proprietary data. These logs shall be 
construed as subject data and shall be delivered to the NASA 
Project Manager upon written request of the Contracting Officer. 
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